



## Table of Contents

General Description .....	2
Ordering Information .....	2
Key Parameters .....	2
Features: .....	3
Pin Assignments.....	4
Pin Descriptions .....	6
INPUT/OUTPUT FUNCTIONAL DESCRIPTION.....	7
Functional Block Diagram.....	10
Absolute Maximum Ratings .....	12
DRAM Component Operating Temperature Range.....	13
AC & DC OPERATING CONDITION.....	14
DIMM Voltage Requirements .....	14
Mechanical Drawing.....	15

## General Description

The product is a DDR4 SDRAM memory module. It is designed to provide high performance and reliability. The module is available in various capacities and configurations. It is compatible with DDR4 memory controllers and is suitable for use in desktop and server systems. The product is manufactured using advanced technology and is tested to meet industry standards.

## Ordering Information

Part Number	Density	Speed	Organization	DRAM Composition	Rank
AP4G480001000	8GB	1600MHz	16GB	DDR4	1

## Key Parameters

Model	88 F) !* ( \$\$	I b]h
	!7 @ &	
AP4G480001000	1600MHz	1
AP4G480002000	1600MHz	2
AP4G480004000	1600MHz	4
AP4G480008000	1600MHz	8
AP4G480016000	1600MHz	16
AP4G480032000	1600MHz	32
AP4G480064000	1600MHz	64



## Pin Assignments

D]b' Bc''	: fcbhG]XY'	D]b' Bc''	6 UW' G]XY'	D]b' Bc''	: fcbhG]XY'	D]b' Bc''	6 UW' G]XY'
F	VIN_BULKÁ	G	HSAÁ	FHH	CK0_A_cÁ	FH	CK1_A_cÁ
H	VIN_BULKÁ	I	HSCLÁ	FHÍ	VSSÁ	FHÎ	VSSÁ
í	RFUÁ	î	HSDAÁ	FHÏ	CK0_B_tÁ	FHÏ	CK1_B_tÁ
ï	PWR_GOODÁ	ì	PWR_ENÁ	FHU	CK0_B_cÁ	FIE	CK1_B_cÁ
J	VSSÁ	FE	VSSÁ	FIF	VSSÁ	FIG	VSSÁ
FF	DQ0_AÁ	FG	DQ1_AÁ	FIH	RFUÁ	FII	CA12_BÁ
FH	VSSÁ	FI	VSSÁ	FII	CA11_BÁ	FII	CA10_BÁ
FÍ	DQ2_AÁ	FÎ	DQ3_AÁ	FII	VSSÁ	FII	VSSÁ
FÏ	VSSÁ	FÌ	VSSÁ	FIJ	CA9_BÁ	FIE	CA8_BÁ
FJ	DM0_A_nÁ	GE	DQS0_A_cÁ	FIF	CA7_BÁ	FIG	CA6_BÁ
GF	VSSÁ	GG	DQS0_A_tÁ	FIH	VSSÁ	FII	VSSÁ
GH	DQ4_AÁ	G	VSSÁ	FII	CA5_BÁ	FII	CA4_BÁ
G	VSSÁ	G	DQ5_AÁ	FII	CA3_BÁ	FII	CA2_BÁ
G	DQ6_AÁ	G	VSSÁ	FIJ	VSSÁ	FIE	VSSÁ
GJ	VSSÁ	HE	DQ7_AÁ	FIF	CS0_B_nÁ	FIG	CA1_BÁ
HF	DQ8_AÁ	HG	VSSÁ	FIH	RESET_nÁ	FII	CA0_BÁ
HH	VSSÁ	H	DQ09_AÁ	FII	CS1_B_nÁ	FII	VSSÁ
HÍ	DQ10_AÁ	HÎ	VSSÁ	FII	VSSÁ	FII	CB0_BÁ
HÏ	VSSÁ	HÌ	DQ11_AÁ	FIJ	DQS4_B_cÁ	FIE	VSSÁ
HU	DQS1_A_cÁ	I	VSSÁ	FIF	DQS4_B_tÁ	FIG	CB1_BÁ
IF	DQS1_A_tÁ	IG	DM1_A_nÁ	FIH	VSSÁ	FII	VSSÁ
IH	VSSÁ	II	VSSÁ	FII	CB3_BÁ	FII	CB2_BÁ
IÍ	DQ12_AÁ	IÎ	DQ13_AÁ	FII	VSSÁ	FII	VSSÁ
IÏ	VSSÁ	IÌ	VSSÁ	FIJ	DQ0_BÁ	FIE	DQ1_BÁ
IJ	DQ14_AÁ	I	DQ15_AÁ	FIF	VSSÁ	FIG	VSSÁ
ÍF	VSSÁ	IG	VSSÁ	FIH	DQ2_BÁ	FII	DQ3_BÁ
ÍH	DQ16_AÁ	I	DQ17_AÁ	FII	VSSÁ	FII	VSSÁ
ÍÍ	VSSÁ	IÎ	VSSÁ	FII	DM0_B_nÁ	FII	DQS0_B_cÁ
IÏ	DQ18_AÁ	IÌ	DQ19_AÁ	FIJ	VSSÁ	FIE	DQS0_B_tÁ
ÍJ	VSSÁ	I	VSSÁ	FJF	DQ4_BÁ	FJG	VSSÁ
ÎF	DM2_A_nÁ	IG	DQS2_A_cÁ	FJH	VSSÁ	FJI	DQ5_BÁ
ÎH	VSSÁ	I	DQS2_A_tÁ	FJI	DQ6_BÁ	FJI	VSSÁ
ÎÍ	DQ20_AÁ	IÎ	VSSÁ	FJI	VSSÁ	FJI	DQ7_BÁ
ÎÏ	VSSÁ	IÌ	DQ21_AÁ	FJJ	DQ8_BÁ	GE	VSSÁ
ÎJ	DQ22_AÁ	I	VSSÁ	GE	VSSÁ	GE	DQ9_BÁ

DjB Bc''	: fcbhGjXY'	DjB Bc''	6 UW'GjXY'	DjB Bc''	: fcbhGjXY'	DjB Bc''	6 UW'GjXY'
İF	VSSÁ	İG	DQ23_ÁÁ	ĞH	DQ10_ÁÁ	ĞI	VSSÁ
İH	DQ24_ÁÁ	İI	VSSÁ	ĞÍ	VSS	Ğİ	DQ11_ÁÁ
İÍ	VSSÁ	İİ	DQ25_ÁÁ	Ğİ	DQS1_B_c	Ğİ	VSSÁ
İÏ	DQ26_ÁÁ	İÏ	VSSÁ	ĞĲ	DQS1_B_t	ĞĲ	DM1_B_nÁ
İJ	VSSÁ	İ€	DQ27_ÁÁ	ĞF	VSS	ĞG	VSSÁ
İF	DQS3_A_cÁ	İG	VSSÁ	ĞH	DQ12_B	ĞI	DQ13_ÁÁ
İH	DQS3_A_tÁ	İI	DM3_A_nÁ	ĞÍ	VSS	Ğİ	VSSÁ
İÍ	VSSÁ	İİ	VSSÁ	ĞĲ	DQ14_B	Ğİ	DQ15_ÁÁ
İÏ	DQ28_ÁÁ	İÏ	DQ29_ÁÁ	ĞJ	VSS	ĞĲ	VSSÁ
İJ	VSSÁ	J€	VSSÁ	ĞF	DQ16_ÁÁ	ĞG	DQ17_ÁÁ
JF	DQ30_ÁÁ	JG	DQ31_ÁÁ	ĞH	VSSÁ	ĞI	VSSÁ
JH	VSSÁ	JI	VSSÁ	ĞÍ	DQ18_ÁÁ	Ğİ	DQ19_ÁÁ
JÍ	CB0_ÁÁ	JĲ	CB1_ÁÁ	ĞĲ	VSSÁ	ĞĲ	VSSÁ
Jİ	VSSÁ	JÏ	VSSÁ	ĞĲ	DM2_B_nÁ	ĞĲ	DQS2_B_cÁ
JJ	CB2_ÁÁ	F€€	DQS4_A_cÁ	ĞF	VSSÁ	ĞG	DQS2_B_tÁ
F€F	VSSÁ	F€G	DQS4_A_tÁ	ĞH	DQ20_ÁÁ	ĞI	VSSÁ
F€H	CB3_ÁÁ	F€I	VSSÁ	ĞÍ	VSSÁ	Ğİ	DQ21_ÁÁ
F€Í	VSSÁ	F€İ	CS0_A_nÁ	ĞĲ	DQ22_ÁÁ	Ğİ	VSSÁ
F€Ï	CA0_ÁÁ	F€Ï	ALERT_nÁ	ĞU	VSSÁ	Ğ€	DQ23_ÁÁ
F€J	CA1_ÁÁ	FF€	CS1_A_nÁ	ĞF	DQ24_ÁÁ	ĞG	VSSÁ
FFF	VSSÁ	FFG	VSSÁ	ĞH	VSSÁ	ĞI	DQ25_ÁÁ
FFH	CA2_ÁÁ	FFI	CA3_ÁÁ	ĞÍ	DQ26_ÁÁ	Ğİ	VSSÁ
FFÍ	CA4_ÁÁ	FFİ	CA5_ÁÁ	ĞĲ	VSSÁ	Ğİ	DQ27_ÁÁ
FFÏ	VSSÁ	FFÏ	VSSÁ	ĞJ	DQS3_B_cÁ	Ğ€	VSSÁ
FFJ	CA6_ÁÁ	FĞ€	CA7_ÁÁ	ĞF	DQS3_B_tÁ	ĞG	DM3_B_nÁ
FĞF	CA8_ÁÁ	FĞG	CA9_ÁÁ	ĞH	VSSÁ	ĞI	VSSÁ
FĞH	VSSÁ	FĞI	VSSÁ	ĞÍ	DQ28_ÁÁ	Ğİ	DQ29_ÁÁ
FĞÍ	CA10_ÁÁ	FĞİ	CA11_ÁÁ	ĞĲ	VSSÁ	Ğİ	VSSÁ
FĞÏ	CA12_ÁÁ	FĞÏ	RFUÁ	ĞJ	DQ30_ÁÁ	Ğ€	DQ31_ÁÁ
FĞJ	VSSÁ	FĞ€	VSSÁ	ĞF	VSSÁ	ĞG	VSSÁ
FĞH	CK0_A_tÁ	FĞG	CK1_A_tÁ				

## Pin Descriptions

Dib'BUa Y	8 YqWIdH
Ôœ' œÁ ÁœFG' œĀ Ôœ' óÁ ÁœFG' ó	ÛÖÜœF ÁŎ[ { { œ} áœĀá!^••Á~ •
Ôù€' œ } Á ÁœUF' œ } ĒĀ Ôù€' ó' } Á ÁœUF' ó' }	ÛÖÜœF Áœ@ ÁŮ!^&c
Öü€' œÁ ÁœUH' œĀ Öü€' óÁ ÁœUH' ó	ÖQT Á Ů ^{ [!^ ÁœœœĀ~ •
Ôó€' œÁ ÁœOH' œĀ Ôó€' óÁ ÁœOH' ó	ÁÖQT Á ÖŎŎ&@& ÁœĀ ÁŮ }   Áœ }   œœ!^Á } ÁœŎŎÁœUU ÖQT Á ! ÁÁÁ ÁœŎŎÁœWÖQT DÁ
Öüù€' œ Á ÁœÜÛ' œ ĒĀ Öüù€' ó Á ÁœÜÛ' ó c	ÛÖÜœF ÁœœœÁ d[ à^•ÁŮ [ • œœ^ÁŮ ^Á -ÁĀ-!^ } œœÁ œœD
Öüù€' œ & Á ÁœÜÛ' œ & ĒĀ Öüù€' ó & Á ÁœÜÛ' ó' &	ÛÖÜœF ÁœœœÁ d[ à^•ÁŮ ^* œœ^ÁŮ ^Á -ÁĀ-!^ } œœÁ œœD
Öt €' œ } Á ÁœTH' œ } ĒĀ Öt €' ó' } Á ÁœTH' ó' }	ÛÖÜœF ÁœœœÁ œ \ •
Ôs€' œ œœSF' œ ĒĀ Ôs€' ó' œœSF' ó c	ÛÖÜœF Áœ[ & • ÁŮ [ • œœ^ÁŮ ^Á -ÁĀ-!^ } œœÁ œœD
Ôs€' œ & œœSF' œ & ĒĀ Ôs€' ó' & œœSF' ó' &	ÛÖÜœF Áœ[ & • ÁŮ ^* œœ^ÁŮ ^Á -ÁĀ-!^ } œœÁ œœD
PÛŎš	Ûœ^Áœœ} áÁ~ • Áœ[ &
PÛœœ	Ûœ^Áœœ} áÁ~ • Áœœœ
PÛœ	Ûœ^Áœœ} áÁ~ • Áœá!^••
œšÖÜV' }	ÛÖÜœF ÁœšÖÜV' }
Ûöùòv' }	Û^œÖÜœF • Áœ Áœš[ , ] Áœœ^
Xœ' ówšš	í ÁÁ[ , ^!Á ] ~ ó ~ ]   Áœ Áœ@ ÁŮ ŎÁ ! Áœ œ } Áœ& œ
XÛÜ	Ú[ , ^!Á ~ ]   Áœ^c ! } Áœ [ ~ ] áD
ÚY Ů ÖUUÖ	Ú[ , ^!Á [ [ áÁ} áœœœ !
ÚY Ů' ÒP	ÚT ŎÁœ} œœ!^
ÛœW	Û^•!^ç^áÁœ ! Áœ c ! ^Á•^

œ[ œ•Á

ÖÜÛ ÁœUUÖQT Áœ Áœœœ } ^• Áœœœ } ^| œœ} áœœœ } ^| œœĀ -Áœ } œœ~ • ĒĀ

VœÁœ } œĀ áœĀ ~ œĀ Áœœœ ÖÜÜ€' œœœÁœ[ !&œœ } ^| œœœœ áœœœÁœ } œĀ áœœĀ ~ œĀ ÓÁœœ ÖÜÜ€' ÓÁœœÁœ[ !Á  
&œœ } ^| œœÁ

## INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Pin Name	Symbol	Supply	Function
CK[1:0]_A_t, CK[1:0]_B_t, CK[1:0]_A_c, CK[1:0]_B_c	Q] ~ ¢Á	VDD	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.Á
ÖÖŒGÉá ÖÁ ÖÖŒGÉá ÓÁ	Q] ~ ¢Á	VDD	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi-cycle, the pins may not be interchanged between devices on the same bus.Á
ÖÜŒKÉá CE } Á ÖÜŒKÉá Ó } Á	Q] ~ ¢Á	XÖÖÁ	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks.
ÖŠÖÜV´ } Á	Q] ~ ¢Á U´ d´ ¢Á	XÖÖÁ	Alert: If there is an error in CRC, then ALERT_n drives LOW for the period time interval and returns HIGH. During connectivity test mode, this pin functions as an input. Usage of this signal is system-dependent. In the case where this pin is not connected, ALERT_n must be bonded to VDDQ on the system board.
ÜÖÜÖV´ } Á	Q] ~ ¢Á	XÖÖÁ	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of VDDQ.

Gna Vc`	HndY`	#C`@j Yg`	8 YgW]dHjcb`
ÚY Ü` ÖUUÖÁ	Q]` óÁ U` d` óÁ	U] ^} Á Ö!æ} Á	Power Good Indicator: Open drain output. The PMIC ensures this pin HIGH when VIN_Bulk input supply, as well as all enabled output buck regulators and all LDO regulators tolerance threshold is maintained as configured in the appropriate register. The PMIC drives this pin LOW when VIN_Bulk input goes below the threshold or when any of the enabled output buck regulator exceeds the thresholds configured in the appropriate register or when any LDO output regulator exceeds the threshold configured in the appropriate register. As an input, the PMIC disables its output regulator when this pin is LOW. The LDO outputs remain on.
PÜÖŠÁ	Q]` óÁ	Á	Host SidebandBus bus clock, supplied by the controller.
PÜÖČÁ	Q]` óÁ U` d` óÁ	Á	Host SidebandBus data, connected from the controller to Hub or Host bus Target devices.
PÜČÁ	Q]` óÁ	Á	Host SidebandBus bus device ID address pin; input to a Hub or other client device to distinguish between identical devices in the I3C-Basic address range.
ÖÜŽFKá ČÁ ÖÜŽFKá ÓÁ	Q]` óÁ U` d` óÁ	XÖÖÁ	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst.
ÔÖŽFKá ČÁ ÔÖŽFKá ÓÁ	Q]` óÁ U` d` óÁ	XÖÖÁ	DIMM ECC check bits. (Only applicable on ECC CSODIMM or ECC CUDIMM)


Grna Vc`	HndY`	#C`@j Yg`	8 YgWjdHjcb`
ÖÜÛŽ ĶĚá ĆÉ á ÖÜÛŽ ĶĚá Ó´ á	Q]` á U` d` á	XÖÖÁ	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR5 SDRAM only supports differential data strobe. It does not support single-ended strobe.
ÖÜÛŽ ĶĚá ĆÉ &Á ÖÜÛŽ ĶĚá Ó´ &Á			
ÖT ŽĶĚá ĆÉ } Á ÖT ŽĶĚá Ó´ } Á	Q]` á	XÖÖÁ	Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM function is shared with TDQS on x8 devices. The function of DM_n is enabled by MR5:OP[5] = 1. Refer to Micron DDR5 component data sheet specification for further detail.
XQ´ ÓVŠŠÁ	Ü` ] ]  ´ Á	Á	5 V power input supply to the PMIC for analog circuits.
ÚY Ü´ ÒPÁ	Q]` á	Á	PMIC Enable: When this pin is HIGH, the PMIC turns on the regulator. When this pin is LOW, the PMIC turns off the regulator. This signal is connected to the PMIC's VR_EN pin.
XÜÜÁ	Ü` ] ]  ´ Á	Á	Ground
ÜØWÁ	Á	Á	Reserved for future use. No on DIMM electrical connection is present.
PÖÁ	Á	Á	No connect: No internal electrical connection is present.
PØÁ	Á	Á	No function: May have internal connection present, but has no function.

Á  
Á  
Á  
Á  
Á


# Functional Block Diagram

UaeofA AGA

## Channel A






## Channel B



Bch% ZUA • a q ! • a A G EAQ ± 1%.

Part 2 of 2



## Absolute Maximum Ratings

Parameter	Symbol	Rating	Units	Notes
Voltage on VDD pin relative to Vss	V <sub>DD</sub>	- 0.3 ~ 1.4	V	1
Voltage on VDDQ pin relative to Vss	V <sub>DDQ</sub>	- 0.3 ~ 1.4	V	1
Voltage on VPP pin relative to Vss	V <sub>PP</sub>	- 0.3 ~ 2.1	V	
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	- 0.3 ~ 1.4	V	1
Storage temperature	TSTG	- 55 to +100	°C	1,2

Notes:

1. Stresses greater than those listed in this table may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, refer to JESD51-2 standard.

## DRAM Component Operating Temperature Range

Symbol	Parameter	Temperature Range (Units : °C)		Grade	Notes
		Min	Max		
Toper normal	Normal Operating Temperature	0	85	NT	1,2,3,4
Toper extended	Extended Operating Temperature	0	95	XT	1,2,3,4,5

Notes:

1. All operating temperature symbols, ranges, acronyms are referred from JESD402-1.
2. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. All DDR5 SDRAMs are required to operate in NT and XT temperature ranges.
4. If TC exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 1.95µs interval refresh rate.
5. Operating Temperature for 3DS needs to be derated by the number of DRAM dies as:  $[T_{OPER} - (2.5^{\circ}\text{C} \times \log_2 N)]$ , where N is the number of the stacked dies.

# AC & DC OPERATING CONDITION




## DIMM Voltage Requirements

Symbol	Parameter	Voltage Rating (Volts)			Maximum Expected Current (Amps)	Power State
		Minimum	Typical	Maximum		
VIN_BULK	Host Supply Voltage	4.25	5.0	5.5	2.A	Operational
SWA,SWB	PMIC Output Supply Voltage	-	1.1	-	Note 9	Operational
SWA+SWB	PMIC Output Supply Voltage	-	1.1	-	Note 9	Operational
SWC	PMIC Output Supply Voltage	-	1.8	-	Note 9	Operational
1.8V LDO	PMIC Output Supply Voltage	-	1.8	-	0.025(maximum)	Operational
1.0V LDO	PMIC Output Supply Voltage	-	1.0	-	0.020(maximum)	Operational

NOTE :

1. Input supplies referenced in this table are VIN\_BULK and VIN.
2. During first power-on, the input voltage supply must reach a minimum of 4.25V for the PMIC to detect a valid input supply.
3. The ramp up rate is between 300mV and 4.0V.
4. The ramp down rate is between 4.0V and 300mV.
5. The area under the curve and above VIN\_Bulk = TBD. The VIN\_Bulk\_AC spec must also be satisfied.
6. The minimum input current requirement is equal to the maximum output current on VOUT\_1.8V and VOUT\_1.0V LDO, plus the current required by the PMIC for its own use. The maximum input current is equal to the all VIN\_Bulk input on the PMIC.
7. VIN\_Bulk = 5.0V measured at room temperature. All circuitry, including output regulators and LDOs are off. The VR\_EN signal is static LOW or HIGH. The GSI\_n signal is pulled HIGH. I2C or 13C basic interface access is not allowed, and the bus is pulled HIGH. The PID signal is pulled either HIGH or LOW
8. VIN\_Bulk = 5.0V measured at room temperature. All output regulators and LDOs are on the 0A output load. The VR\_EN signal is static LOW or HIGH. The GSI\_n signal is pulled HIGH. I2C or 13C basic interface access is not allowed, and the bus is pulled HIGH. The PID signal is pulled either HIGH or LOW.
9. Maximum and Minimum Current ratings depend on PMIC (5100)

# Mechanical Drawing



(All dimensions are in millimeters with  $\pm 0.15$ mm tolerance unless specified otherwise.)

## Revision History

Revision	Date	Description	Remark
1.0	12/11/2024	Initial release	

## Global Presence

### Taiwan (Headquarters)

**Apacer Technology Inc.**

1F., No.32, Zhongcheng Rd., Tucheng Dist.,  
New Taipei City 236, Taiwan R.O.C.

Tel: +886-2-2267-8000

Fax: +886-2-2267-2261

[amtsales@apacer.com](mailto:amtsales@apacer.com)

### U.S.A.

**Apacer Memory America, Inc.**

46732 Lakeview Blvd., Fremont, CA 94538

Tel: 1-408-518-8699

Fax: 1-510-249-9568

[sa@apacerus.com](mailto:sa@apacerus.com)

### Japan

**Apacer Technology Corp.**

6F, Daiyontamachi Bldg., 2-17-12, Shibaura  
Minato-Ku, Tokyo, 108-0023, Japan

Tel: 81-3-5419-2668

Fax: 81-3-5419-0018

[jpservices@apacer.com](mailto:jpservices@apacer.com)

### Europe

**Apacer Technology B.V.**

Science Park Eindhoven 5051 5692 EB Son,  
The Netherlands

Tel: 31-40-267-0000

Fax: 31-40-290-0686

[sales@apacer.nl](mailto:sales@apacer.nl)

### China

**Apacer Electronic (Shanghai) Co., Ltd.**

Room D, 22/FL, No.2, Lane 600, JieyunPlaza,  
Tianshan RD , Shanghai , 200051, China

Tel: 86-21-6228-9939

Fax: 86-21-6228-9936

[sales@apacer.com.cn](mailto:sales@apacer.com.cn)

### India

**Apacer Technologies Pvt Ltd.**

1874, South End C Cross,9th Block Jayanagar,  
Bangalore-560069,INDIA.

Tel: 91-80-4152-9061/62

Fax: 91-80-4170-0215

[sales\\_india@apacer.com](mailto:sales_india@apacer.com)